Thinning Bumped Silicon Wafers

Valley Design Corp. logo and image map In Stock Now page valleydesign.com valleydesign.com Valley Design Lapping page Valley Design Dicing page Valley Design Flat Optics page Valley Design Polishing page Valley Design All Materials page

Thinner dice required to fit into thinner packages and the increased use of flip-chip have created new challenges for the microelectronic industry. It is generally assumed that bumped wafers cannot be thinned except by etching the backsides of wafers.

Wafers and dice (chips), bumped or un-bumped, can be thinned to almost any thinness (approaching 10 microns).

The process typically starts with an evaluation order for a few prototype wafers or chips. This is absolutely necessary in order to clarify customer's specifications and requirements and also to optimize a process that will produce highest yield.

For some applications, a slight polish or a few angstrom level polish on the backside of the thinned wafer will reduce stresses, thereby reducing breakage and increase product yields. Dicing prior to thinning is also an option.

Singulated chips also can be thinned and polished to any thickness and tolerance without compromising edge quality. For more information click here.

Additional information on related Web sites:

100mm Silicon Wafers CMP Polishing Dicing Edge Rounding Feedback Fused Quartz Fused Silica Substrates FZ Silicon Wafers FZ Wafers High Purity FZ Silicon NTD Silicon Optical Glass Optical Grade Silicon Optical Technology Polished FZ Silicon Sapphire SEMI Materials Shaping Silicon Lapped/Etched Silicon Wafers Tight Tolerances Vacuum Chucks Wafer Chucks Wafer Polishing Wafer Thinning

VALLEY DESIGN NEWS